Parallel hardware architecture and FPGA implementation of a differential evolution algorithm | Synapse