On hardware-in-the-loop simulation | Synapse