Key points are not available for this paper at this time.
A method for modeling the variations in defect levels in circuits produced on modern integrated circuit manufacturing lines is described in this paper. The effects on defect and fault distributions are derived. A deficiency in some previous yield models is eliminated.
C.H. Stapper (Tue,) studied this question.