Inicio
Explorar
nav.journalClub
Tendencias
Más
synapse
⌘+K
Idioma
Español
Español
Optimizing fatigue damage of through-silicon via based on the real microstructure | Synapse
March 3, 2026
Optimizing fatigue damage of through-silicon via based on the real microstructure
DT
Daoming Tian
Shandong University
JL
Jiahao Liu
FC
Fangzhou Chen
Ver todo
Puntos clave
Fatigue damage in through-silicon vias is reduced through optimization of microstructure, improving longevity.
The study shows a significant reduction in failure rates, with enhanced lifespan for semiconductor devices.
Assessment using stress analysis across various microstructure configurations identifies optimal patterns.
Optimizing interconnect structures may enable more reliable and durable semiconductor components.
Mark Helpful
Me gusta
Save
Guardar
Relay
Compartir
Mark Helpful
Me gusta
Save
Guardar
Relay
Compartir
Cite This Study
Copy
Tian et al. (Thu,) studied this question.
synapsesocial.com/papers/69a75bd8c6e9836116a23e9a
https://doi.org/https://doi.org/10.1007/s10854-026-16643-z