Inicio
Explorar
nav.journalClub
Tendencias
Más
synapse
⌘+K
Idioma
Español
Español
1-MHz linewidth VCSEL enabled by monolithically integrated passive cavity for high-stability chip-scale atomic clocks | Synapse
March 3, 2026
Open Access
1-MHz linewidth VCSEL enabled by monolithically integrated passive cavity for high-stability chip-scale atomic clocks
ZT
Zhiting Tang
University of Electronic Science and Technology of China
CL
Chuanlin Li
University of Electronic Science and Technology of China
XZ
Xuhao Zhang
University of Electronic Science and Technology of China
Ver todo
Puntos clave
Enhanced stability measured at 1 MHz linewidth enhances performance of atomic clocks.
Improvement allows for more accurate timekeeping in chip-scale technology.
Assessment using a monolithically integrated passive cavity framework ensures reliability and efficiency.
This innovation may enable broader applications for atomic clocks in various fields.
Leer artículo completo
con IA
Mark Helpful
Me gusta
Save
Guardar
Relay
Compartir
Ver artículo completo
Mark Helpful
Me gusta
Save
Guardar
Relay
Compartir
Ver artículo completo
Cite This Study
Copy
Tang et al. (Thu,) studied this question.
synapsesocial.com/papers/69a75be3c6e9836116a24081
https://doi.org/https://doi.org/10.1038/s41377-026-02192-x