January 1, 2000

Runtime reconfiguration techniques for efficient general-purpose computation

Puntos clave

Los puntos clave no están disponibles para este artículo en este momento.

Resumen

By exploiting hardware partitioning and applying runtime reconfiguration techniques, microprocessor efficiency is significantly improved while retaining high clock speed, dense functionality, and conventional development tools.

Preguntar a la IA

Me gusta

Guardar

Cite This Study

Xu et al. (Sat,) studied this question.

synapsesocial.com/papers/6a0dc1053dd857213409b23e https://doi.org/https://doi.org/10.1109/54.825676

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

1Selective cache ways: on-demand cache resource allocation2003 · 366 citations
2Selective cache ways: on-demand cache resource allocation1999 · 601 citations
3The CMU task parallel program suite1994 · 61 citations
4Will physical scalability sabotage performance gains?1997 · 277 citations
5An Enhanced Access and Cycle Time Model for On-Chip Caches1999 · 369 citations

Preguntar a la IA

Me gusta

Guardar