November 13, 2002

Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm

Puntos clave

Los puntos clave no están disponibles para este artículo en este momento.

Resumen

A new way of diagnosing ICs that fail logic tests is described. It can handle bridging fault, opens, transition faults and many more complex defects as easily and as accurately as regular stuck-at faults.

Preguntar a la IA

Me gusta

Guardar

Cite This Study

Bartenstein et al. (Wed,) studied this question.

synapsesocial.com/papers/6a22db783e37827e79207936 https://doi.org/https://doi.org/10.1109/test.2001.966644