PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
October 31, 2003Proceedings of the IEEE482 citations

Limits to binary logic switch scaling-a gedanken model

View Full Paper
VZV.V. ZhirnovRCRalph K. CavinJHJ.A. Hutchby

Key Points

Key points are not available for this paper at this time.

Abstract

In this paper we consider device scaling and speed limitations on irreversible von Neumann computing that are derived from the requirement of "least energy computation." We consider computational systems whose material realizations utilize electrons and energy barriers to represent and manipulate their binary representations of state.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

Zhirnov et al. (2003) studied this question.

synapsesocial.com/papers/6a1773373275b64d0e6eacf7https://doi.org/10.1109/jproc.2003.818324
Ask AI
Helpful
Bookmark
Share
View Full Paper