Model-based analysis of tiling-arrays for ChIP-chip | Synapse