Key points are not available for this paper at this time.
Interconnections strongly influence the speed of VLSI fast multipliers as devices are scaled down in deep submicron geometry. Relatively high interconnection resistance makes fast multipliers less favorable for simple uniform scaling technique. Fast multipliers with various word lengths have been evaluated for speeds by running a sub-micron interconnect simulation.
Choe et al. (Wed,) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: