Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE | Synapse