Key points are not available for this paper at this time.
A model to estimate the bandwidth and interference in an interleaved memory system in a multiprocessor system is described. The model allows queuing on busy modules, and the results obtained show that previous results are rather pessimistic.
C. V. Ravi (Tue,) studied this question.