Key points are not available for this paper at this time.
A hardware implementation of the log-add algorithm, being a simple method of computing ln(A+B) given ln(A) and ln(B), as used in speech recognition, is presented. It is shown that it can be efficiently implemented in hardware using a small look-up table plus some additional arithmetic logic, with no significant loss of accuracy over direct calculation.
Melnikoff et al. (Thu,) studied this question.