Key points are not available for this paper at this time.
an iWarp cell; up to 64 MBytes of memory are directly addressable. A large array of iWarp cells will deliver an iWarp is a system architecture for high speed signal, image enormous computing bandwidth never before realized in dis- and scientific computing. The heart of an iWarp system is the iWarp component: a single chip processor that requires only tributed memory parallel systems. Because of the strong the addition of memory chips to form a complete system computation and communication capabilities and because of building block, called the iWarp cell. Each iWarp component its commercial availability, iWarp is expected to be an imporcontains both a powerful computation engine (20 MFLOPS) tant building block for a diverse set of high performance and a high throughput (320 MBytes/sec), low latency parallel systems. (100-150 ns) communication engine for interfacing with other The iWarp architecture evolved from the Warp iWarp cells. Because of its strong computation and commachine 1, ...
Borkar et al. (Tue,) studied this question.