Key points are not available for this paper at this time.
New challenges for SOI wafer technology arise due to introduction of fully depleted CMOS architecture. Top Si layer thickness uniformity and reduced BOX thickness are the most demanding parameters. Replacement of CMP process in the Smart Cut SOI technology by high temperature annealing in inert atmosphere allows to meet wafer requirements for 22 nm technology.
Kononchuk et al. (Fri,) studied this question.