Understanding Superlinear Speedup in Current HPC Architectures | Synapse