Understanding superlinear speedup in current HPC architectures | Synapse