Patterning stack and process co-optimization for <24P high-NA EUV lithography | Synapse