Deterministic phase memory I: A minimal bistable gate model with explicit switching thresholds | Synapse