To meet the escalating demand for channel capacity in wireless communication systems, radio frequency (RF) beamforming has attracted significant interest. Using a bank of transmit RF chains to drive large-scale antenna arrays, these systems generate spatially adaptive radiation patterns that maximize spectral efficiency. The transition to massive array configurations necessitates highly scalable and power-efficient RF chains, which have led to 1-bit all-digital transmitters (ADTs) emerging as a viable solution. This thesis investigates the design and optimization of a field-programmable gate array (FPGA)-based ADT. Unlike conventional transmitters that rely on high-resolution Nyquist-rate digital-to-analog converters and upconversion, ADTs use delta-sigma modulation (DSM) to generate 1-bit signals that directly synthesize modulated RF carriers. DSM performs noise shaping on oversampled signals to encode high-resolution modulated RF carriers within a bandlimited region of a wideband spectrum. S-band operation is achieved using time-interleaved DSM, a topology that parallelizes DSM operations across multiple channels and serializes the outputs by exploiting the multi-gigabit serializers (MGSs) in an FPGA. This work examines trade-offs between channel count and clock rate, which impact the polyphase interpolation stage used for oversampling in DSM, affecting both its attenuation profile and FPGA digital signal processing unit utilization. Additionally, enhanced polyphase interpolation with integrated fractional delay is proposed, improving wideband image rejection by up to 7 dB to mitigate inherent I/Q time-delay mismatches in ADTs. Experimental results are presented to validate the proposed design methodology. In one configuration, a 4 GHz 64QAM modulated carrier at 32 MSym/s achieved an error-vector magnitude of 3% by driving the MGS at its maximum rate. In another configuration incorporating fractional delay, a 3.5 GHz QPSK modulated carrier maintained greater than 40 dB image rejection ratio over an instantaneous bandwidth of 200 MHz. Based on the analyzed trade-offs, this work offers recommendations for optimizing ADTs.
Building similarity graph...
Analyzing shared references across papers
Loading...
Edwin Firmansyah
Building similarity graph...
Analyzing shared references across papers
Loading...
Edwin Firmansyah (Thu,) studied this question.
synapsesocial.com/papers/69acc56732b0ef16a404f880 — DOI: https://doi.org/10.14288/1.0451613