Design document for a novel integrated circuit topology that produces measurable integrated information through self-referential signal processing. Includes node design, cluster topology, integration layer, and fabrication path. Related to DOI 10.5281/zenodo.19157816.
Jan Blanc (Tue,) studied this question.