PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
January 22, 2026ACM Transactions on Design Automation of Electronic Systems1 citationsOpen Access

A Hybrid Reinforcement Learning Framework for Efficient Physical Design Parameter Tuning

View Full Paper
HHHao-Hsiang HsiaoYLYi‐Chen LuPVPruek Vanna-Iampikul

Key Points

  • The study aims to develop a reinforcement learning agent that can improve parameter tuning for unseen designs in physical design processes.
  • Introduced FastTuner as a hybrid reinforcement learning agent.
  • Utilized graph neural networks and transformers for design understanding.
  • Implemented an attention-based framework for parameter tuning.
  • Developed a power, performance, and area estimator for fast metric prediction.
  • Evaluated the method on seven industrial designs using TSMC 28nm technology.
  • FastTuner outperforms existing design space exploration techniques.
  • Achieved up to 79.38% improvement in total negative slack.
  • Reduced total power by 12.22%.
  • Enabled more than 50 times reduction in runtime.

Abstract

Traditional Design Space Exploration (DSE) methods in Physical Design (PD), such as Bayesian Optimization (BO) and Ant Colony Optimization (ACO), as well as state-of-the-art commercial tools like Synopsys DSO.ai, typically treat the design flow as a black box, lacking insight into the underlying designs. This hinders their ability to generalize across unseen designs. In this paper, we introduce FastTuner, an innovative Reinforcement Learning (RL) agent that leverages Graph Neural Networks (GNNs) and Transformers to understand the underlying designs and enable rapid DSE on unseen designs across various PD stages. Our approach incorporates an attention-based framework for autoregressive and conditional parameter tuning and introduces a power, performance and area (PPA) estimator to predict end-of-flow PPA metrics, significantly accelerating RL reward computation. Extensive evaluations on seven industrial designs using the TSMC 28nm technology node demonstrate that FastTuner significantly outperforms existing state-of-the-art DSE techniques in both optimization quality and runtime, achieving improvements of up to 79.38% in Total Negative Slack (TNS), 12.22% in total power, and more than 50x reduction in runtime.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

Hsiao et al. (2026) studied this question.

synapsesocial.com/papers/6971be50642b1836717e2ee6https://doi.org/10.1145/3779423
Ask AI
Helpful
Bookmark
Share
View Full Paper