PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
February 9, 2026ITM Web of Conferences0 citationsOpen Access

AI-Enabled Adaptive DVFS Controller Using LMS-Based Prediction and FSM Logic: FPGA and Real-Time MATLAB Implementation

TNThomas Epsiba NJVAVimal Rency APLPeng Lai

Key Points

  • The aim is to develop an AI-enabled adaptive DVFS controller that overcomes limitations of conventional controllers.
  • Developed an AI-enabled DVFS controller using LMS-based prediction methods.
  • Implemented FSM logic for smooth transitions between performance states.
  • Created a real-time MATLAB environment to simulate FPGA behavior cycle by cycle.
  • Ensured full compatibility with HDL coder, Vivado, and AXI4-lite for FPGA integration.
  • The predictor offers stable forecasts for DVFS control.
  • FSM exhibits smooth responses with hysteresis for reliable performance transitions.
  • MATLAB simulations closely mimic hardware operations, validating design effectiveness.
  • The proposed system shows low computational overhead, suitable for edge devices.

Abstract

A popular method for maximising power and performance in contemporary processors and System-on-Chip (SoC) designs is dynamic voltage and frequency scaling, or DVFS. It is widely used in modern processors and System-on-Chip (SoC) designs to balance power and performance. However, conventional DVFS controllers often struggle with highly dynamic workloads, rapid temperature changes, and process uncertainties. Since they depend on fixed threshold values andpredefined lookuptables, they tend to react slowly and can lead to unnecessary power consumption and lead to poor performance. So to avoid such limitations this paper proposes an AI-enabled adaptive DVFS controller using LMS-based prediction and FSM logic. At the same time, FSM states will ensure steady transitions between performance states and a real-time MATLAB environment is created to replicate the performance of FPGA-style AXI register behaviour, enabling cycle by cycle updationsimilar to hardware execution. This design is fully compatible with HDL coder, Vivado and AXI4- lite integration for FPGA implementation. Simulation results show that the predictor produces stable forecasts, the FSM responds smoothly with hysteresis, and the MATLAB real-time imitates closely resembles hardware operation. The proposed architecture offers intelligent and efficient DVFS control with very low computational overhead, making it practical for edge devices and power-sensitive SoCs.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

NJ et al. (2026) studied this question.

synapsesocial.com/papers/698978dff0ec2af6756e7217https://doi.org/10.1051/itmconf/20268201002
Ask AI
Helpful
Bookmark
Share
View Full Paper