PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
January 31, 2014IEEE Transactions on Very Large Scale Integration (VLSI) Systems266 citationsOpen Access

Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator

View Full Paper
DNDaniel NeilSLShih‐Chii Liu

Key Points

Key points are not available for this paper at this time.

Abstract

Current neural networks are accumulating accolades for their performance on a variety of real-world computational tasks including recognition, classification, regression, and prediction, yet there are few scalable architectures that have emerged to address the challenges posed by their computation. This paper introduces Minitaur, an event-driven neural network accelerator, which is designed for low power and high performance. As an field-programmable gate array-based system, it can be integrated into existing robotics or it can offload computationally expensive neural network tasks from the CPU. The version presented here implements a spiking deep network which achieves 19 million postsynaptic currents per second on 1.5 W of power and supports up to 65 K neurons per board. The system records 92% accuracy on the MNIST handwritten digit classification and 71% accuracy on the 20 newsgroups classification data set. Due to its event-driven nature, it allows for trading off between accuracy and latency.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

Neil et al. (2014) studied this question.

synapsesocial.com/papers/6a109c3d8090e499da616ff8https://doi.org/10.1109/tvlsi.2013.2294916
Ask AI
Helpful
Bookmark
Share
View Full Paper