TRiM: Enhancing Processor-Memory Interfaces with Scalable Tensor Reduction in Memory | Synapse