Key points are not available for this paper at this time.
For reliable operation, individual cells of an STT-MRAM memory array must meet specific requirements on their performance. In this work we review some of these requirements and discuss the fundamental physical principles of STT-MRAM operation, covering the range from device level to chip array performance, and methodology for its development.
Khvalkovskiy et al. (Fri,) studied this question.