Enhanced Logic Rewriting with Intra- and Inter-graph Parallelism | Synapse