Corrigendum: A data-centric chip design agent framework for Verilog code generation | Synapse