Key points are not available for this paper at this time.
A half-rate source-series terminated TX, operating at data-rates up to 16Gb/s, targets chip-to-chip on-board interconnects. The TX features a 4-tap FFE, tunable termination, and clock-cleanup circuitry for low duty-cycle distortion, and is capable of driving loads referenced to a variable termination voltage, including Gnd, V DD , and V DD /2. Implemented in 65nm SOI, it occupies an area of 230 times 56mum 2 and draws 57.5mA from a 1V supply at 16Gb/s.
Menolfi et al. (Thu,) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: