Key points are not available for this paper at this time.
Future computing workloads will emphasize an architecture s ability to perform relatively simple calculations on massive quantities of mixed-width data. This paper describes a novel reconfigurable fabric architecture, PipeRench, optimized to accelerate these types of computations. PipeRench enables fast, robust compilers, supports forward compatibility, and virtualizes configurations, thus removing the fixed size constraint present in other fabrics. For the first time we explore how the bit-width of processing elements affects performance and show how the PipeRench architecture has been optimized to balance the needs of the compiler against the realities of silicon. Finally, we demonstrate extreme performance speedup on certain computing kernels (up to 190x versus a modern RISC processor) , and analyze how this acceleration translates to application speedup. 1. Introduction Workloads for computing devices are rapidly changing. On the desktop, the integration of digital media has made...
Goldstein et al. (Sat,) studied this question.