Key points are not available for this paper at this time.
This paper describes work at Texas Instruments regarding development of an IC architecture supporting hierarchical test access of embedded cores.
L. Whetsel (Sat,) studied this question.