This paper describes work at Texas Instruments regarding development of an IC architecture supporting hierarchical test access of embedded cores.
No takes yet. Share an insight, caveat, or question.
L. Whetsel (2002) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: