PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
March 12, 2026Nanomaterials0 citationsOpen Access

Dynamically Reconfigurable XNOR/IMP Logic Based on Dual-Mechanism Operation in an Electrically Tunable Two-Dimensional Heterojunction

YHYuting HeJJJinbao JiangFXFeng Xiong

Key Points

  • To explore a new operational mechanism for reconfigurable logic using two-dimensional heterojunctions.
  • Demonstrated a WSe2/h-BN/graphene heterojunction.
  • Modified the drain-source voltage to switch logic functions.
  • Analyzed carrier distribution and its effects at different voltage levels.
  • At 0.3 V, the device operates as an XNOR gate using capacitive coupling.
  • At 3 V, Fowler–Nordheim tunneling activates IMP logic operation.
  • The device can dynamically switch between functions, showcasing its multifunctional capability.

Abstract

Reconfigurable logic is crucial for future adaptive computing, but is challenging to realize with conventional complementary metal-oxide-semiconductor technology due to the limited field-effect characteristics of the fundamental silicon devices. Two-dimensional materials offer a promising platform, yet enhancing their functional versatility requires novel operational mechanisms. Here, we demonstrate a single WSe2/h-BN/graphene heterojunction capable of dynamically switching between distinct logic functions—XNOR and IMP (implication gate or “IF-THEN” gate)—simply by modulating the drain-source voltage. At a low bias of 0.3 V, the carrier distribution is governed by capacitive coupling, realizing an XNOR gate. Increasing the bias to 3 V activates Fowler–Nordheim tunneling between the graphene floating gate and the drain, enabling IMP logic operation. The interplay and voltage-induced transition between these two physical mechanisms underpin the device’s multifunctional capability. This work introduces a novel operational strategy for two-dimensional material-based reconfigurable logic, providing a pathway toward compact, adaptive hardware for post-CMOS computing.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

He et al. (2026) studied this question.

synapsesocial.com/papers/69b2584996eeacc4fcec7cd1https://doi.org/10.3390/nano16050335
Ask AI
Helpful
Bookmark
Share
View Full Paper