This letter presents the design of a magnetically isolated gate driver with high immunity to leakage inductance. The proposed gate driver (PGD) is developed based on a bipolar totem-pole gate driver (noninverting) located on the secondary side of the coupling transformer. It is able to drive a MOSFET/IGBT from standard CMOS to TTL output and down to LSTTL level. It also achieves large duty cycle ratio and small input to output delay and provides reliable isolation. In this letter, the PGD is analyzed and verified experimentally. The design guidelines are also provided including design considerations.
No takes yet. Share an insight, caveat, or question.
Muhammad et al. (2013) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: