Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
January 1, 2021IEEE AccessOpen Access

Power Efficient Design of High-Performance Convolutional Neural Networks Hardware Accelerator on FPGA: A Case Study With GoogLeNet

View Full Paper
Ask AI
Bookmark
Share

Authors

AEAhmed J. Abd El-MaksoudMEMohamed EbbedAKA.H. Khalil

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

El-Maksoud et al. (2021) studied this question.

synapsesocial.com/papers/69ffbe6cf9e1acab462d64e3https://doi.org/10.1109/access.2021.3126838
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Going deeper with convolutions2015 · 47,480 citations
  2. 2A dynamically configurable coprocessor for convolutional neural networks2010 · 350 citations
  3. 3Audio-visual speech recognition using deep bottleneck features and high-performance lipreading2015 · 48 citations
  4. 4Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding2015 · 3,528 citations
  5. 5Snowflake: An efficient hardware accelerator for convolutional neural networks2017 · 90 citations