An MOS semiconductor memory array has been designed for main memory usage. The array is fully decoded, with a 500-ns read and write cycle, and 345-ns access time: uses three minimum-geometry MOS transistors per cell.
No takes yet. Share an insight, caveat, or question.
Regitz et al. (1970) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: