Key points are not available for this paper at this time.
= 1 V. This research presents a straightforward strategy for reducing contact barriers and enhancing performance in 2D p-type field-effect transistors (FETs) and CMOS devices.
Zhao et al. (Thu,) studied this question.