Answers are grounded in this paper and cite their sources.
This work aims to investigate the automatic generation of Verilog code, representing digital circuits through Grammatical Evolution (GE). Preliminary tests using a simple full adder generation problem have been performed.
No takes yet. Share an insight, caveat, or question.
Ulya R. Karpuzcu (2005) studied this question.