Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
January 1, 2006

A 20Gb/s Forwarded Clock Transceiver in 90nm CMOS B.

View Full Paper
Ask AI
Bookmark
Share

Authors

BCBryan CasperIntel (United States)JJJames JaussiIntel (United States)FOFrank O’MahonyIntel (United States)

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Casper et al. (2006) studied this question.

synapsesocial.com/papers/6a1031c74fb650da4fff135fhttps://doi.org/10.1109/isscc.2006.1696056
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1An 8-Gb/s simultaneous bidirectional link with on-die waveform capture2003 · 99 citations
  2. 2Modeling and analysis of high-speed links2004 · 176 citations
  3. 3Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell2003 · 227 citations
  4. 4Transmitter equalization for 4-Gbps signaling1997 · 146 citations
  5. 5Use of second order Markov chains to model digital symbol synchroniser performance1996 · 7 citations