A 10b binary-weighted current-steering DAC has over 60dB SFDR at 250 MS/s for signals from DC to Nyquist. The chip draws 4mW from a dual 1.5/1.8V supply (plus load currents). Active area is less than 0.35 mm/sup 2/ in a standard 0.18/spl mu/m 1P5M 1.8V CMOS process, and both INL and DNL are below 0.1LSB.
No takes yet. Share an insight, caveat, or question.
Deveugele et al. (2004) studied this question.