This talk will provide an overview of the Niagara 2 architecture, its physical implementation, and the challenges faced with designing a 65nm SoC microprocessor. Details will also be shared with respect to Niagara 2's clocking scheme and unique design for power and power management schemes.
No takes yet. Share an insight, caveat, or question.
Johnson et al. (2007) studied this question.