Answers are grounded in this paper and cite their sources.
Current caches are not adequate for vector operations. A new kind of support for vector operations, called prefetch unit, is designed to improve the performance of the scalar (SISD) processors. The prefetch unit can be used for any SISD architecture and also for many kinds of MIMD architectures. It may run in parallel and asynchronously with other parts of processor. It keeps trace of the history of memory references, and therefore initializes rarely any superfluous prefetches.
No takes yet. Share an insight, caveat, or question.
Ivan Sklenář (1992) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: