A simple but effective technique, which synchronizes the propagation of signals at each full adder stage, has cut the power dissipation of an array multiplier down to equal to or less than that of a Wallace-tree multiplier with a minimal penalty in performance and layout area. This delay balanced array multiplier is a strong candidate for low power and small area DSP core for portable equipment.
No takes yet. Share an insight, caveat, or question.
Sakuta et al. (2002) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: