The reduced voltage scaling parameter for PMOS TDDB at low voltages is a concern for ultra-thin gate oxides. We show that it is caused by a change in breakdown statistics due to additional interface defects generated by cold holes. This has important implications for product lifetime at low failure fractions and large areas.
No takes yet. Share an insight, caveat, or question.
Nigam et al. (2008) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: