In this paper a novel, low-latency family of high-radix Parallel Prefix Network adders and modular adders has been proposed. This family efficiently takes advantage of fast carry chains of modern FPGAs. The implementation results reveal that these adders have great potential for efficient implementation of modular addition with the long integers used in various public key cryptography schemes.
No takes yet. Share an insight, caveat, or question.
Rogawski et al. (2014) studied this question.
Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context: