We present a framework (real-time calculus) for analysing various system properties pertaining to timing analysis, loads on various components and on-chip buffer memory requirements of heterogeneous platform-based architectures, in a single coherent way. Many previous analysis techniques from the real-time systems domain, which are based on standard event models, turn out to be special cases of our framework. We illustrate this using various realistic examples.
No takes yet. Share an insight, caveat, or question.
Chakraborty et al. (2003) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: