Answers are grounded in this paper and cite their sources.
These techniques determine when to speed up a processor to reach performance targets and when to slow it down to save energy. They use dynamic voltage and frequency scaling to balance speed and avoid worst case frequency limitations for both multiple-clock-domain and chip multiprocessors.
No takes yet. Share an insight, caveat, or question.
Wu et al. (2005) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: