PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
June 28, 2005IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems315 citations

Temperature and supply Voltage aware performance and power modeling at microarchitecture level

View Full Paper
WLWeiping LiaoLHLei HeKLKevin M. Lepak

Key Points

Key points are not available for this paper at this time.

Abstract

Performance and power are two primary design issues for systems ranging from server computers to handhelds. Performance is affected by both temperature and supply voltage because of the temperature and voltage dependence of circuit delay. Furthermore, as semiconductor technology scales down, leakage power's exponential dependence on temperature and supply voltage becomes significant. Therefore, future design studies call for temperature and voltage aware performance and power modeling. In this paper, we study microarchitecture-level temperature and voltage aware performance and power modeling. We present a leakage power model with temperature and voltage scaling, and show that leakage and total energy vary by 38% and 24%, respectively, between 65/spl deg/C and 110/spl deg/C. We study thermal runaway induced by the interdependence between temperature and leakage power, and demonstrate that without temperature-aware modeling, underestimation of leakage power may lead to the failure of thermal controls, and overestimation of leakage power may result in excessive performance penalties of up to 5.24%. All of these studies underscore the necessity of temperature-aware power modeling. Furthermore, we study optimal voltage scaling for best performance with dynamic power and thermal management under different packaging options. We show that dynamic power and thermal management allows designs to target at the common-case thermal scenario among benchmarks and improves performance by 6.59% compared to designs targeted at the worst case thermal scenario without dynamic power and thermal management. Additionally, the optimal V/sub dd/ for the best performance may not be the largest V/sub dd/ allowed by the given packaging platform, and that advanced cooling techniques can improve throughput significantly.

Ask AI
Helpful
Bookmark
Share
View Full Paper

Cite This Study

Liao et al. (2005) studied this question.

synapsesocial.com/papers/6a237ce198edd3e1959ecc7bhttps://doi.org/10.1109/tcad.2005.850860
Ask AI
Helpful
Bookmark
Share
View Full Paper

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Temperature-aware microarchitecture2004 · 96 citations
  2. 2Reducing power in high-performance microprocessors1998 · 338 citations
  3. 3Temperature effects in m.o.s. transistors1966 · 25 citations
  4. 4Design challenges of technology scaling1999 · 1,173 citations
  5. 5Analysis and minimization techniques for total leakage considering gate oxide leakage2004 · 19 citations