Encoder implementation with fpga for non-binary LDPC codes

Low-complexity encoders for non-binary low-density parity-check (LDPC) codes with code rate of 1/3 are implemented with Field Programmable Gate Arrays. In this design, the locations of non-zero entries in the parity-check matrix are generated on the fly with several integers called address generators. Furthermore, the non-zero entries are limited to only a pair of permuted elements and thus a single bit is used to choose the different constant coefficient multipliers rather than using the general multipliers in Galois fields. In this way, efficient encoders are implemented using only several constant-coefficient multipliers and limited memories for a type of non-binary LDPC codes, which show significant error correction performance when the code length is large.