A new binary-encoded vector-matrix multiplication architecture is proposed, which can realize this multiplication in highly parallel operation to get the mixed binary format results in the output plane. Preliminary experiments demonstrate the effectiveness of this architecture.
No takes yet. Share an insight, caveat, or question.
Zhou et al. (1992) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: